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Abstract—In this paper, we present a novel coarse-grained
technique for monitoring online the Bias Temperature Insta-
bility (BTI) aging of circuits by exploiting their power gating
infrastructure. The proposed technique relies on monitoring the
discharge time of the virtual-power-network during stand-by
operations, the value of which depends on the threshold voltage
of the CMOS devices in a power-gated design (PGD). It does
not require any distributed sensors, because the virtual-power-
network is already distributed in a PGD. It consists of a hardware
block for measuring the discharge time concurrently with normal
stand-by operations and a processing block for estimating the BTI
aging status of the PGD according to the collected measurements.
Through SPICE simulation, we demonstrate that the BTI aging
estimation error of the proposed technique is less than 1% and
6.2% for PGDs with static operating frequency and dynamic
voltage and frequency scaling, respectively. Its area cost is
also found negligible. The power gating Minimum Idle Time
(MIT) cost induced by the energy consumed for monitoring the
discharge time is evaluated on two scalar machine models using
either x86 or ARM instruction sets. It is found less than 1.3X and
1.45X the original power gating MIT, respectively. We validate
the proposed technique through accelerated aging experiments
conducted with five actual chips that contain an ARM cortex M0
processor, manufactured with a 65nm CMOS technology.
Index Terms—BTI, aging, sensor, power gating
I. INTRODUCTION
Bias Temperature Instability (BTI), which is the major aging
mechanism in very deep sub-micron CMOS technologies [1],
induces detrimental effects to devices, such as performance
degradation, which can lead to in-the-field failures. Many
techniques for monitoring online the BTI provide a warning
about imminent faults by focusing at its local detrimental
effects. They monitor, in a fine-grained fashion, devices or
paths in a design that are more vulnerable to aging [2]–[12].
The sensors utilized for such fine-grained BTI monitoring
fall mainly into two categories: sensors monitoring path delay
[2], [3] of logic circuits and sensors monitoring frequency drift
in ring-oscillators [4]–[6]. The former require the sensitization
of critical paths with patterns providing a warning indication,
when the path-delay has violated a pre-defined delay threshold.
The latter integrate ring oscillators at stressed areas and
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monitor the aging status of the sensors. Hybrid methods also
exist [7], [8]. Other methods [9]–[11] reduce the area cost by
selecting a subset of critical paths to monitor. However, many
paths of modern circuits can become critical in-the-field due to
temperature and workload variability [1], [12]. Therefore, for
online fine-grained BTI monitoring, multiple devices or paths
should be monitored at various pre-defined delay thresholds,
impacting inevitably design complexity and area/power cost.
Many online applications require a global indication about
the BTI status of a circuit without a warning indication about
imminent faults. For such applications, a low cost indication
about the BTI status of a design, in a coarse-grained fashion,
can be practical, and the high cost of fine-grained monitoring
could be avoided. One such application is the reliability man-
agement of multi-core systems that requires a BTI indication
for balancing workload among identical cores under long-
term reliability constraints. Such cores share similar workload
and, therefore, similar fine-grained degradation characteristics.
Another application is the Dynamic Thermal/Power Man-
agement (DTM) of System-on-Chips (SoCs), such as those
of smart SoCs [13], [14], that tune online power reduction
techniques [15], [16] according to measurements (voltage
noise, temperature etc.) provided by on-chip sensors. Recent
results [17], [18] show that the BTI induced threshold voltage
Vth degradation of CMOS devices is not only accompanied
by detrimental effects, but also by some benefits. Leakage
power reduction techniques become more efficient [17], [19]
and static power consumption decreases over time [18], [20].
Therefore, for DTM systems to harvest such aging benefits,
a coarse-grained BTI indication would suffice. Finally, fine-
grained BTI monitoring is not very practical for memories.
In this paper, we present a novel coarse-grained BTI aging
monitoring technique, which is applicable on power-gated
designs (PGDs). Power gating has already been proven as
an effective solution to tackle static power consumption and
has been widely adopted in many modern processors [21].
We show that the leakage current reduction of BTI aging in
nanometer technologies [17], [18] impacts considerably the
virtual-power-network discharge time during the stand-by of
a PGD. The proposed technique consists of a hardware block
for measuring online the virtual-power-network discharge time
and a processing block for estimating the BTI aging status
of the PGD according to the collected measurements. The
proposed technique provides an indication about the average
aging status of all the CMOS devices in the PGD and cannot
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Fig. 1. SoC architecture with embedded Dynamic Thermal Management
be used for providing a warning about imminent faults. How-
ever, it features some advantages over path-based monitoring
techniques. First, the discharge time is measured on the virtual-
power-network, which is already distributed in the PGD,
and thus distributed sensors are not required. Second, high
aging estimation resolution is achieved, because the impact
of aging on the discharge time is in the order of hundreds
of nanoseconds, while on path-delay it is in the order of
picoseconds. Third, it is also applicable to memories, because
the discharge time is sensitive to the aging status of all the
CMOS devices in the design and the workload is not required
to be known during design. Finally, the proposed technique
is performed concurrently with normal stand-by operations,
enabling the harvesting of BTI static power reduction benefits
by online applications, such as the DTM system of SoCs.
To the best of our knowledge, this is the first coarse-grained
technique for online BTI monitoring.
The remainder of this paper is organized as follows. The
SoC architecture with DTM and the discharge time of the
virtual-power-network, denoted as dV hereafter, are introduced
in Section II. Results of static power consumption reduction
on designs due to BTI aging are also discussed. The pro-
posed technique for monitoring the average threshold voltage
degradation induced by BTI, which consists of an on-chip dV
sensor and a processing block is presented in Section III. The
performance and the area cost of the proposed technique is
evaluated by means of SPICE simulation of IWLS’05 [22]
benchmarks in Section IV. Results on the energy consumed
by the processing block using two scalar machine models
with x86 and ARM instruction sets are also presented, and its
impact on the power gating Minimum Idle Time (MIT) [23]
is also evaluated. The discharge time dV sensitivity to aging
is validated through accelerated aging experiments conducted
using five actual chips with an SoC that contains an ARM
cortex M0 processor fabricated with a 65nm technology in
Section V. Finally, conclusions are drawn in Section VI.
II. BACKGROUND AND MOTIVATION
Figure 1 shows an SoC architecture with embedded DTM
system [1], [14]. Designs with different power management
capabilities, such as power gating and Dynamic Voltage and
Frequency Scaling (DVFS), are integrated into the SoC. The
DTM system consists of a DTM core and software. It collects
measurements from on-chip sensors related to the status of
the designs (power consumption, temperature, aging, etc),
and optimizes their features (performance, power consump-
tion, temperature, reliability) by controlling (accordingly) the
dV
clock
isolate
reset
sleep
power-on
Vvdd
discharge 
time
stand-by wake-up
power-gated design
sleep transistors
P
O
s
P
Is
Vdd
VVdd
sleep
reset
isolate
clock
power-on
power
gating 
controller
FSM
a
lw
a
ys
-o
n 
p
o
w
er
 
d
om
ai
n
(a)
logic
VVdd power domain
(b)
Vss
VVdd VVdd
VVddVVdd
Fig. 2. (a) Power-gated design (PGD); (b) power gating control protocols
power-management capabilities of the designs [14]. The inter-
connection between the designs and the DTM core is achieved
through the functional interconnection (Bus or Network-on-
chip (NoC)) [1], shared Nonvolatile memory (NVM) [1] and
Sensor Access Mechanisms (SAM) [24]. The DTM core will
be used for processing data coming from an on-chip sensor.
Power gating is a static power reduction technique that adds
PMOS Header and/or NMOS Footer power switches, often
referred to as sleep transistors (STs), that allow a circuit to
operate in two modes: the power-on and the power-off mode.
The general scheme using header STs is shown in Figure 2(a).
During periods of inactivity, the circuit is set in the power-off
mode in order to reduce static power consumption. STs are
used for disconnecting the virtual power supply VV dd of the
circuit from the power supply Vdd. The wake-up (power-off
→ power-on) and the stand-by (power-on → power-off) oper-
ations are implemented by a finite state machine (FSM) that
resides in the always-on (operating with Vdd) power domain of
the power gating controller. Each operation follows a protocol
to coordinate the activation and deactivation of design features,
such as clock gating, isolation and state retention [21]. A
typical case, where the circuit is equipped with clock-gating
and isolation features, is shown in Figure 2(b). With the de-
assertion of the power-on signal, the protocol of the stand-by
operation applied is: a) enable clock-gating; b) enable isolation
by asserting isolate signal; c) reset the power-gated logic by
asserting the reset signal; d) disconnect the VV dd from Vdd
by asserting the sleep signal to open the STs. The protocol
of the wake-up operation is the reverse sequence of actions.
Note that the operations of a power gating design (PGD)
can be self-controlled or externally controlled. For the first
case, PGDs contain specialized idle-time monitoring circuitry
for detecting idle periods during their operation, and for the
second case, they are controlled by an external processing
block (the DTM core at our case), which selects the best
suited idle intervals according to system beneficial objectives
(minimizing power, temperature and maximizing reliability
etc.). The proposed coarse-grained BTI monitoring technique
has been considered for the second case of PGDs. However,
in principle, it is also applicable to the first case. Another
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approach [25], provides the self-controlled ability without
requiring any idle-time monitoring circuitry by deploying pre-
defined idle intervals together with intervals that the circuit
operates at higher than nominal voltage. A coarse-grained BTI
indication could also be beneficial to this approach.
We point out that the virtual power supply VV dd is dis-
tributed by a virtual-power-network in the design, as shown
in Figure 2(a). We consider to use the virtual-power-network
discharge time dV (shown in Figure 2(b)), which is the
time required by the virtual-power-network to discharge after
the assertion of the sleep signal during a stand-by protocol
application, for monitoring the BTI of power-gated designs.
Recent research on the effect of Vth degradation of CMOS
devices induced by BTI presented a significant leakage current
reduction. It was shown in [18] that after only 1 month of
operation, the power consumption due to leakage current drops
to 50% compared to the initial power consumption at time
t=0. It further reduces to less than 30% and 20% after 1 year
and 10 years of operation, respectively. The results presented
in [18] consider all possible leakage current components.
However, since high-k technologies (thicker dielectrics) reduce
considerably the gate leakage [21], and the junction leakage
Ij is not affected by the Vth [26], this phenomenon has been
attributed to a reduction of the sub-threshold leakage current
Isub−th. Particularly, when the STs are OFF the virtual-power-
network VV dd discharges via the leakage current Ileak [21]:
Ileak ' Ij + Isub−th ∝ Ij + (W/L)e
−|q|Vth
λkT (1)
where W the width and L the length of device channel,
q the electron charge, k the Boltzmann constant, T the
temperature, and λ a fabrication characterization parameter.
According to BTI aging models [27], [28], Vth increases over
time, an effect that decreases circuit sub-threshold current
Isub−th exponentially over time, as derived by (1). Previous
BTI monitoring techniques monitor either the path delay or
the frequency drift of ring oscillators, which are effected by
the active current. The active current varies almost linearly
with the Vth [29]. However, the Isub−th of a circuit, which
affects the discharge time dV , varies exponentially with Vth.
Therefore, it is expected for Isub−th to be more sensitive to the
Vth than the active current, especially after the early lifetime
of the circuit, when the variability of the Vth with time t
is lower. These observations motivated the exploration of the
virtual-power-network discharge time, which is affected by the
Isub−th, for monitoring BTI.
Note that other aging mechanism may also affect leakage.
For example, the hot carrier injection (HCI) affects, similarly
to BTI, the threshold voltage and the time dependent dielectric
breakdown (TDDB) causes a sudden oxide collapse increasing
the gate leakage. However, with high-k dielectrics the gate
leakage is orders of magnitude lower than the sub-threshold.
III. PROPOSED BTI MONITORING TECHNIQUE FOR PGDS
The proposed BTI aging monitoring technique consists of a
virtual-power-network discharge time dV sensor and an online
processing block for estimating BTI aging according to the
collected measurements, which are described next. The cost
of the processing block is also analyzed.
Fig. 3. Virtual-power-network discharge time dV sensor architecture
Fig. 4. Characterization process
A. The discharge time sensor
The dV sensor, shown in Figure 3, is a very small circuit that
resides in the power-gating controller and operates as a time-
to-digital converter. This type of sensors is already used by
power gating DFT infrastructure [30]. The power gating FSM
controls the sensor by asserting the measure signal together
with the sleep signal in order to collect the dV measurement
on every stand-by operation. Then, the sensor, which consists
of only a logic AND gate, an inverter and a counter, counts
the clock rising edges c until the virtual voltage VV dd drops to
logic-‘1’. This happens when the inverter input (VV dd) drops
below m · Vdd, where m · Vdd its logic threshold voltage.
Then, its output, the discharged signal, switches to logic-‘1’,
deasserting the enable signal of the counter. The c(ti) value
of the counter is the dV at time ti expressed in clock cycles.
Therefore, the measured dV is dV (ti) = c(ti) × Tclk, where
Tclk is the circuit clock period. Although the logic threshold
voltage m · Vdd of the inverter affects the absolute dV (ti)
value, it does not affect the relative value, which is evaluated
as dV (ti)/dV (t=0), where dV (t=0) is the discharge time at
t=0. However, a logic threshold voltage m · Vdd lower than
0.15 · Vdd should be avoided in order to limit the discharge
time (and so the monitoring time) to hundreds of nanoseconds.
B. Collection and analysis of characterization data
The dV BTI aware characterization process is shown in
Figure 4. First, CMOS device models are characterized with
the ∆Vth using [27], [28] for various values of the ag-
ing temperature TA and operating time t. Statistical eval-
uation of the workload impact on devices stress was used
[12] using structural correlations of the logic. We con-
sidered temperature TA∈ST=[60, 80, 100, 120]oC and time
t∈St=[0, 1/12, 2/12, . . . , 1, 2, . . . , 10] years. Next, given the
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Fig. 5. Discharge time in time t when: (a) constant TM = 80oC; TA varies (b) constant TA = 80oC; TM varies; (c) TM = TA = T .
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Fig. 6. Propagation delay and discharge time trend with ∆Vth at pMOS
time t and aging temperature TA, a PGD netlist is mapped
with the device models, accounting for the proper BTI degra-
dation. Finally, given the temperature TM during the stand-by
operation, we measure the dV through SPICE simulation of
the mapped netlist. The collected values will be referred to as
dV characterization data.
The characterization is applied to a PGD of 21 cascaded
inverters (casc21) synthesized with a 32nm High-k metal gate
CMOS technology [31]. We have considered a small circuit in
order to explore the trade-offs using SPICE simulation. The
operating frequency of this circuit, including 30% guardband,
is lower than 4Ghz, which is usually the highest frequency
of commercial applications. The number of sleep transistors
is selected to fulfil the constraint of an IR-drop ≤10% in this
analysis. The synthesis and SPICE simulations are conducted
using commercial EDA tools. The dV characterization data are
presented in Figure 5 and are discussed below.
In Figure 5(a), we show the dV characterization data when
the temperature during stand-by operation is kept constant
at TM=80oC and the average aging temperature TA varies
as follows: TA∈ST=[60, 80, 100, 120]oC. As expected, the
dV increases as time t and aging temperature TA increase.
Indeed, from (1) we derive that the sub-threshold leak-
age current of the devices of the circuit decreases as their
threshold voltage increases because of BTI [18], [21]. In
Figure 5(b), we present the dV characterization data when
the average aging temperature is kept constant at TA=80oC
and the temperature during stand-by TM varies as follows:
TM∈ST=[60, 80, 100, 120]oC. In this case, the dV decreases
considerably with the temperature during stand-by, since the
sub-threshold leakage current (1) of the devices of the cir-
cuit increases substantially with the temperature [21]. If we
compare the dV range of values in Figure 5(a) (2507ns to
5411ns) with that in Figure 5(b) (1375ns to 5561ns) for a
specific time (t=5 years), we conclude that the effect of the
temperature during stand-by TM on dV overwhelms the effect
of average aging temperature TA. In Figure 5(c), we present
the dV characterization data for average aging temperature
TA equal to the temperature during stand-by TM , TA=TM ,
Fig. 7.
∑j=i
j=1 TM (tj)→ TA(ti): the average temperature during stand-by
converges to average aging temperature.
selected by set ST=[60, 80, 100, 120]oC. We note that for
the same time ti the dV decreases with temperature, thus
confirming the great sensitivity of the dV to the temperature
during stand-by TM . In Section V, we collect measurements
from actual chips that follow the dV trends shown in Figure 5.
Hence, dV characterization data could also be fitted on actual
measurements and points can be obtained using extrapolation.
In Figure 6, we present the impact of the BTI induced
∆Vth (‘x’-axis) of the pMOS devices at the propagation
delay pd (left ‘y’-axis) of the casc21 and at its virtual-
power-network discharge time dV (right ‘y’-axis) measured
for TA = TM = 100oC. The graphs depict the relative values
compared to those at t = 0, when also ∆Vth = 0 . As
expected, the trends validate that the propagation delay pd
is affected almost linearly by ∆Vth, increasing upto 1.47x
(times) after 10 years, while the discharge time dV is affected
exponentially increasing upto 18.7x (times) after 10 years.
C. Online processing block and cost analysis
The basic concept for monitoring BTI aging by processing
the virtual-power-network discharge time dV is described
by means of the example shown in Figure 7. During time
(x−axis), a circuit operates at various temperatures T (t)
(y−axis) and executes many times the stand-by operation at
various time moments ti. We note that the temperature TM
can be considered constant during the dischage time, which is
in the order of nanoseconds and much shorter than the thermal
transient cool-down from power-on to power-off mode, which
is in the order of microseconds [32]. While time increases, the
average aging temperature TA(ti) =
∑t=ti
t=t1
T (t)/i is affecting
the ∆Vth due to BTI [27], [28]. However, while ti → t∞ both
the average aging temperature TA(ti) and the average temper-
ature during stand-by TAM (ti) =
∑t=ti
t=t1
TM (t)/i converge to
a constant value. Therefore, we consider that the temperature
during stand-by TM (t) is a random variable that follows the
deviation of T (t). This assumption is realistic, because each
TM (ti) is a sample of the T (t) at the moment of stand-by
operation t = ti, as shown in Figure 7. Later, in Section IV-D,
we present results when this assumption is removed.
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The online processing block is shown in Figure 8. A
cumulative moving average filter is utilized to compute the
average dV from the history of stand-by operations. The filter
is described by: dV (ti) = (dV (ti−1) + s · dV (ti))/(s + 1),
where s is the convergence speed, dV (ti) = c(ti) × Tclk
the measured dV in seconds, c(ti) the discharge time dV in
circuit clock cycles, and Tclk the circuit clock period. This
filter, which is applied whenever the discharged signal is
asserted, requires time to converge to the average discharge
time. A higher s value makes the filter to converge faster,
but with a higher sensitivity to noise, as will be shown in
Section IV. Note that the average discharge time dV that is
provided by the moving average filter depends on the average
temperature TAM during every previous stand-by. Therefore,
as TAM converges to the average aging temperature TA,
the computed dV depends only on the aging status of the
circuit. Based on the |St|× |ST | collected dV characterization
data (Figure 5(c)), which are discrete dV points in the space
t×T , the function TA(t, dV ) can be approximated using either
interpolation coefficients [33] (cubic or linear) or a look-up
table. A non-volatile memory, which is accessible for online
processing, stores this data. The aging temperature TA(ti, dV )
until time moment ti is computed using the stored data and the
average discharge time dV (ti) provided by the moving average
filter. Then, a BTI model [27], [28] is used to compute the
average ∆V th degradation of the CMOS devices in the PGD
upon time ti, as shown in Figure 8. The processing block is
embedded in the DTM core (Section II) as a software.
The DTM core consumes power for the execution of the
moving average filter affecting power gating efficiency. This
cost is evaluated in terms of energy and minimum idle time
(MIT) [23] impact, which represents the minimum time that
a PGD must stay in power-OFF mode (denoted by MITorig)
in order to save energy. The energy consumed by the PGD
while it is idle is E(idle) = POFFMITorig, where POFF
is the static power consumption in OFF state. The PGD also
consumes energy E(PGD) for recharging during wake-up.
Thus, the energy consumed during idle and the recharging
energy must be lower than the energy that would be consumed
if the PGD were always ON:
E(PGD) + E(idle) ≤ E(if ON for MITorig)⇒
E(PGD) + POFFMITorig ≤ PONMITorig
(2)
where PON is the circuit static power consumption in power-
ON state. Considering that POFF ' 0.05PON due to power
gating [23], (2) becomes:
MITorig ≥ E(PGD)/(0.95PON ) (3)
For the proposed MIT evaluation, we consider the dynamic
energy E(dyn) of the DTM core. Instead, we do not consider
its static energy, since the DTM core is already present in
the SoC, and is never power-gated. Thus, the proposed MIT,
denoted by MITprop, is given by:
E(PGD) + E(idle) + E(dyn) ≤ PONMITorig
using (3)
======⇒MITprop ≥MITorig
[
1 +
E(dyn)
E(PGD)
]
(4)
As in [34], we reasonably consider that half of the internal
PGD nodes are in logic-‘1’ during wake-up. Thus, the energy
EPGD for recharging the PGD depends on the effective
capacitance of the power network CPDN and half of the ca-
pacitance of the logic: EPGD'(CPDN+0.5CPGD)V 2dd. Also,
the effective capacitance of the power network is almost
half of the design [34], thus CPDN'0.5CPGD. Therefore,
E(PGD) ' CPGDV 2dd. As for E(dyn), it is given by
E(dyn)=aCcoreV
2
ddsclk, where Ccore is the capacitance of
the DTM core, a the switching activity and the sclk number
of clock cycles to execute the software. Hence, the MIT cost
CMIT=MITprop/MITorig becomes:
CMIT = 1 +
E(dyn)
E(PGD)
= 1 + a
Ccore
CPGD
sclk (5)
For a relative evaluation, we consider the sizes of the PGD
and DTM core similar (Ccore ' CPGD). Thus, (5) becomes:
CMIT = 1 + asclk (6)
The CMIT of the proposed technique depends on the switch-
ing activity a of the DTM core and the elapsed clock cycles
sclk. As for the switching activity, we can consider a value
a = 0.15, as in [35].
In addition, we evaluate the energy cost of the proposed
technique. For this reason, we introduce a new metric, the ratio
of the dynamic energy E(dyn) consumed by the proposed
technique on the DTM core against the energy that the power
gating is saving when the circuit is idle for time tidle. The
energy cost to energy savings ratio will be simply referred to
as energy cost Ecost, hereafter, and is given by:
Ecost =
E(dyn)
Esav orig
=
aCcoreV
2
ddsclk
0.95PON tidle
(7)
When Ecost>100% the consumed energy is greater than the
saved energy. Since the energy stored in the circuit Ecore'
CcoreV
2
dd is almost equal to the consumed energy during the
discharge due to power gating Ecore'POFF ·dV , (7) becomes:
Ecost =
a(POFF · dV )sclk
0.95(POFF /0.05)tidle
⇒
Ecost(tidle clk) =
0.15
19
sclk
tidle clk
dV clk (8)
where sclk, is the time to execute the software, whereas
tidle clk the idle time and dV clk the discharge time dV ,
expressed in clock cycles. As a worst case analysis using (8),
we consider that tidle clk'10 clock cycles, as in [34], whereas
the dV clk'1000 clock cycles, as evidenced by simulation
results (Section IV) and experimental measurements (Section
V). In Section IV-F, we present the energy and MIT cost of
the processing block using metrics (6) and (8).
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IV. SIMULATION RESULTS
To evaluate the performance of the proposed technique,
we apply it on a circuit of 21 cascaded inverters, referred
to as casc21, on the c432 and on the s38584 and s38417
benchmarks from the IWLS’05 suite [22]. All circuits have
been synthesized with a 32nm high-k metal gate CMOS
technology [31]. By means of SPICE simulations, we compare
the aging estimation resolution achieved by the proposed
technique against path-based approaches (Section IV-B). Also,
we evaluate the performance of the proposed technique consid-
ering dynamic voltage and frequency scaling (DVFS) and we
demonstrate its robustness against temperature variations. Fi-
nally, the cost of the proposed technique is evaluated in terms
of area overhead, memory requirements, energy required by
the processing block and its impact on the Minimum Idle Time
(MIT). For any quantity Q at time ti, we evaluate its relative
error using εQ(ti) = |Est(Q(ti)) − Act(Q(ti))|/Act(Q(ti)),
where Est(Q(ti)) and Act(Q(ti)) are the estimated and actual
values of a quantity Q at time ti. The average relative error
at time ti is computed as εQ(ti) =
∑j=i
j=1 εQ(tj)/i.
A. Monte Carlo Simulation Setup
A circuit may operate using one or multiple DVFS operating
modes that are controlled by DTM system policies, which
affect its power consumption and its operating temperature.
In order to simulate how the dV is affected by the DTM
policies, we examine pre-defined policies by generating 500
Monte Carlo permutations varying the probability that the
circuit uses an operating mode. Particularly, each permutation
is a Marcov Chain constructed by integrating the time range
between t=0 to t=10 years with a time step of dt. For each
step si, which corresponds to time from ti to ti+dt, we assume
that the circuit executes a task with a task average temperature
T (ti). Each T (ti) is considered to be a random value from a
normal distribution with mean temperature Tp and standard
deviation σp, the values of which are indicated by the policy.
For each step si, the devices are characterized according to
the models [27], [28] using the average temperature of all
the tasks executed till task si: TA(ti) =
∑j=i
j=1 T (tj)/i, and
statistical stress values [12]. During the integration, unless it is
stated differently, we assume that the circuit executes 8 tasks
per day and each task is followed by a stand-by operation.
Example: Consider a scenario where the temperature T (ti) of
a PGD during the execution of a task is a random variable
with mean temperature Tp = 80oC and a standard deviation
σp = 3
oC. A Monte Carlo permutation of this scenario, with
dt = 0.25 days, is shown in Figure 9(a), where the temperature
T (ti) of a task and the average temperature TA(ti) of all tasks
that have been executed till time ti are shown. Next, Figure
9(b) presents the Vth degradation ∆V ith(ti) at time ti when
the aging temperature is TA(ti). The initial Vth for a pMOS is
0.49155V and TA is 80oC (Figure 9(a)). The ∆Vth is 16.88%
after 4 years and reaches approximately 20% after 10 years.
Finally, Figure 9(c) depicts the dV (ti) after each task (shown
as dots) and the average virtual-power-network discharge time
dV (ti) =
∑j=i
j=1 dV (tj)/i (shown as a line) till time ti, when
we apply this scenario on benchmark casc21. 
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Fig. 9. For TA = 80oC: (a) Scenario of tasks temperature; (b) pMOS ∆Vth
degradation; (c) discharge time dV and (d) path-delay over time t.
B. Robustness to noise: path-delay vs discharge time
During the simulations, we also collect path-delay data.
Figure 9(d) presents the path-delay for each task (points) and
the average path-delay (line), when the tasks shown in Figure
9(a) are applied on the cascaded inverters casc21 circuit.
Comparing the dicharge time (Figure 9(c)) with the path-delay
(Figure 9(d)) values, we observe that the discharge time is in
the order of hundreds of nanoseconds, while the path-delay
is in the order of hundreds of picoseconds. If we assume a
very small measured path-delay deviation of 5% at t=0.6
years (Figure 9(d)), where the average path-delay is 0.2ns
and the pMOS devices ∆Vth is 60mV (Figure 9(b)), then the
average path-delay increases from 0.2ns to 0.21ns, which is
the value ∆Vth degradation 83mV at time t=3.8 years. This
corresponds to a time error of 3.2 years. The propagated error
at the estimated ∆Vth using path-delay ε
pd
∆Vth
= 38% (Figure
9(b)), which is also the aging estimation resolution that can be
achieved by path-based techniques. If we now assume a small
deviation of 5% at the measured discharge time, at t=0.6
years, then the average discharge time varies from 1176ns
to 1235ns, which corresponds to the discharge time due to
∆Vth = 60.5mV that occurs at time t=0.76 years (for the
same operating conditions). The propagated time error is 0.16
years, and the error of estimation using the discharge time
would be εdV∆Vth < 1%, which is a 97% error reduction, and
hence resolution increase, compared to the aging estimation
resolution using path-delay. Finally, in Figure 9 we observe
that path-delay increases by less than 23%, while discharge
time more than 1100% after 10 years of lifetime. Note that
the robustness evaluation of the ring oscillator frequency drift
sensors is similar to that of the path-delay based sensors,
because the path-delay of the ring oscillator is its oscillation
period. Therefore, we conclude that the discharge time is more
robust to random noise and offers higher aging estimation
resolution than path-delay and ring oscillators frequency drift.
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TABLE I
AVERAGE DISCHARGE TIME AND BTI ESTIMATION RESULTS FROM
MONTE CARLO SIMULATIONS USING SINGLE AND MULTIPLE POLICIES
circuit policies # cp-every discharge time dV sensor BTI monitoring
s sb # εdV sb # ε∆V th
casc21
1 (static) never 0.01 376 0.66 268 0.870.05 83 0.97 1 0.79
3 (DVFS)
day 0.01 344 5.9 251 4.10.05 67 6.4 3 4.5
month 0.01 344 7.8 251 5.90.05 67 8.6 3 6.2
c432
1 (static) never 0.01 374 0.57 265 0.610.05 82 0.88 29 0.59
3 (DVFS)
day 0.01 343 4.9 248 3.20.05 68 5.4 25 3.5
month 0.01 343 6.7 248 4.70.05 68 7.5 25 4.6
s38417
1 (static) never 0.01 184 0.29 119 0.180.05 99 0.28 55 0.18
3 (DVFS)
day 0.01 150 4.1 5 0.50.05 11 4.3 3 2.6
month 0.01 42 4.4 5 1.20.05 10 4.9 5 1.6
s38584
1 (static) never 0.01 193 0.36 77 0.190.05 85 0.37 52 0.2
3 (DVFS)
day 0.01 148 5.6 19 0.50.05 8 5.8 9 3.0
month 0.01 37 5.8 5 1.10.05 6 5.9 4 1.2
C. Results on circuits implementing various DTM policies
First, we consider that the benchmarks operate us-
ing a single policy (static operating frequency) that fol-
lows a thermal profile p=[90oC, 3oC], with average ag-
ing temperature Tp=90oC and deviation σp=3oC. Sec-
ond, we consider three policies with operating volt-
ages (Vdd1, Vdd2, Vdd3)=(0.9, 1, 1.1)V and thermal profiles
pL=[75
oC, 2oC], pM=[85oC, 2oC] and pH=[100oC, 2oC],
respectively. Table I presents the results. Particularly, first
column shows the circuit name and column “policies #” the
number of available policies. We assume that 8 tasks/day are
executed, therefore column “cp-every” reports the change-
policy rule, which selects values from the set [‘day’, ‘month’,
‘never’]. When “cp-every” is set to value ‘day’ then the active
policy of the circuit remains unchanged for 8 tasks and then
it is randomly selected among the [pL, pM , pM ] policies. Sim-
ilarly, value ‘month’ indicates that the active policy remains
unchanged for six months (30×8=240 tasks). Value ‘never’
applies only to the single policy case. The column labeled
as “discharge time dV sensor” contains information related
to the dV sensor (Section III-A): the parameter convergence
speed ‘s’ of the moving average filter, the number of stand-by
operations required to converge ‘sb #’, and the average relative
error of the moving average filter εdV for all the Monte Carlo
permutations. Note that, for s=0.01, the filter requires 265
stand-by operations to converge for the c432 (single policy),
while it requires only 29 operations for s=0.05. We also
observe the earlier convergence of the sensor for higher ‘s’
values, which, however, comes together with a higher error
due to the filter’s higher sensitivity to workload fluctuations.
The error εdV is small, in the range [0.36%-0.97%] and
[4.1%-8.6%] for designs with single and multiple policies,
Fig. 10. Moving average dV and error εdV on single policy: (a) [0-10] years;
(b) [0-0.4] years
Fig. 11. Moving average dV and error εdV on three policies: (a) [0-10]
years; (b) [0-0.4] years
respectively. The BTI estimation also requires a lower number
of stand-by operations to converge, while s increases. For
example, although the BTI monitoring of casc21 requires
268 stand-by operations for s=0.01, it converges with the
first stand-by operation for s=0.05. The error of the average
threshold voltage degradation estimation ε∆V th is very small,
less than 1% for designs with a single policy and in the range
[0.5%-6.2%] for designs with multiple policies. For all the
Monte Carlo permutations conducted, the convergence occurs
in the range 3 hours to 0.09 years. However, our results
were obtained considering only 8 stand-by operations per day,
which is a small number. For circuits that are more frequenctly
power-gated, the convergence could occur in minutes.
Figures 10-12 focus on a single Monte Carlo permutation to
present these trends in more detail. Figures 10 and 11 depict
the discharge time dV (ti) and the average dV (ti) (left y-axis)
given by the moving average filter, as a function of time (x-
axis), for circuit c432 for both the single policy (Figure 10) and
the three-policies (Figure 11, the three dV regions represent
one for each policy) cases, respectively. Figure 10 depicts
results for the considered s values, s=0.01 and s=0.05. The
relative error εdV (ti) (right y-axis) of the average discharge
time estimation is also depicted. Figures 10(a) and 11(a) focus
on the time range [0-10] years. The average relative error is
0.55% and 0.89% for s=0.01 and s=0.05, respectively, for the
single policy case, and 3.2% for the three policies. Figures
10(b) and 11(b) focus on the time range [0-0.4] years.
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Fig. 12. Estimation error ε∆V th : (a) [0-10] years; (b) [0-0.18] years
Figure 12 depicts the estimated (Est(∆V th(ti))) and the
actual (∆V th(ti)) average Vth degradation (left y-axis) in time
t (‘x’-axis) for the single policy case (Figure 12). It also de-
picts their relative error ε∆V th(ti) (right y-axis). The relative
error between the estimated and the actual ∆V th values is
higher at the beginning, but it reduces as the filter converges.
The average value of the error ε∆V th(ti) is found 0.4% after
the convergence. As convergence point, it is considered the
moment when the relative error becomes <10% and occurs
at 0.013 years (Figure 12(b)). For the case of three policies
(Figure 11), the Vth degradation estimation error is following
a similar trend. Its average value ε∆V th(ti) is found 3.2% after
the convergence, which occurs at 0.024 years.
D. Temperature variations during stand-by operations
In previous paragraphs, both the temperature during stand-
by operations TM (ti) and the temperature of the executed task
T (i) were independent random numbers that were following
the temperature variation of the active policy. Note that a
reason to power-off a circuit could be the elevated temperature.
Therefore, the average temperature during stand-by might be
higher compared to the average temperature of the active
policy. Therefore, we repeat all the simulations by considering
that the average temperature during stand-by operations TM
is higher compared to the average temperature of the active
policy by modelling TM as TM (ti) = T (ti) + dTM + σTM ,
where dTM is a drift and σTM a white noise deviation of
temperature during stand-by at time ti, compared to the task
temperature T (ti). For a high deviation of σTM = 10
oC and
without a drift (dTM = 0
oC), the proposed technique performs
without any additional notable error, because the white noise
is canceled by the moving average filter. The drift introduces
an error in the average threshold voltage estimation, which for
dTM = 5
oC can reach 9.4%. However, we note that this error
is systematic, thus it can be corrected by the processing block.
Even in the case that this error is ignored, the drift is the same
for identical designs, hence it does not affect the practicality
of the proposed technique for comparing their aging status.
E. Area cost and system memory requirements
We evaluate the area cost of the hardware block as well
as the memory requirements of the processing block. The
discharge time sensor (Section III-A) consists of only a logic
AND gate, an inverter and a clock cycles counter. Note that
this type of delay sensors may already be part of the power
gating DFT infrastructure [30], [36], [37]. The maximum
TABLE II
AVERAGE ENERGY-SAVING AND MIT COSTS FOR PROCESSING
processing runs every
MITcost
Ecost(tidle) (%)
MIT≤tidle<dV dV ≤tidle≤1sec
x86 ARM x86 ARM x86 ARM
filter ∀ stand-by 1.3X 1.45X 7.3 10.9 9.8E-05 1.7E-04
aging monitor. 2 months negligible
number of bits |CC| for the counter for all the examined cases
was |CC| = dlog2(dV (10, 120oC, 60oC)/Tclk)e = 14 bits,
where dV (10, 120oC, 60oC) is the maximum dV value, which
is observed after time t=10 years, operating at average tem-
perature of TA=120oC (higher temperature considered) with
temperature during stand-by of the dV set at TM=60oC (lower
temperature considered) and operating clock period Tclk=1ns.
The overall area overhead, when the DFT infrastructure [30]
is not available, is ≤ 0.4% of s38417 and does not depend
on the size of the design. In addition, we examined the non-
volatile memory size |M | required by the processing block
software in order to approximate the TA(t, dV ) function. Using
linear interpolation coefficients from 64 collected points for
the processing block, |M |=4 × 4 × (# of points) bytes, with
4 number of linear coefficients of 4 bytes each per point.
Thus |M |=1 Kbyte, which is a very low memory cost. The
discharge time sensor is accessible by the DTM core (Section
II) through cross layer sensor access mechanisms that reuse
DFT and interconnection infrastructure [1], [14], [24].
F. Energy and minimum idle time cost
We implemented the moving average filter in C program-
ming language, which was compiled into 7 and 12 instructions
from x86 and ARM instruction sets, respectively. We consider
that each instruction is executed in one clock cycle, thus
sclk x86 = 7+2 = 9 and sclk ARM = 12+3 = 15, considering
also the clock cycles for checking the discharged signal. Next,
we use (6) and (8) to evaluate the processing block cost:
Moving average filter: Since MIT is less than the time of the
circuit to discharge (MIT<dV [34]), we examine the energy
cost, when the tidle belongs to one of the two possible inter-
vals: 1) MIT≤tidle<dV , and 2) dV≤tidle≤1 sec. The DTM
core is aware if the PGD was fully discharged, through the
discharged signal of the sensor. If the PGD wakes up before
the circuit discharges (MIT≤tidle<dV ), the moving average
filter execution is avoided and only 2 and 3 instructions are
required from the x86 and ARM sets, respectively, to check
the value of discharged signal, implying (using (6)) an CMIT
of 1.3X and 1.45X, respectively, as shown in Table II. Also,
the average energy cost in this interval is:
Ecost(tidle) =
∫ tidle=B
tidle=A
Ecost(tidle)dtidle
|B −A|
(9)
This energy cost is evaluated for MIT≤tidle<dV by using
A=MIT and B=dV . For x86 and ARM architectures the
Ecost results, which are shown in Table II, are 7.3% and
10.9%, respectively. When dV≤tidle, the filter is executed and
the energy cost is evaluated using (9) with A=dV and B=1sec
in clock cycles. It is found 9.8E-05% and 1.7E-04% for each
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Fig. 13. (a) Chip floorplan; (b) exposed VV dd pin; (c) oscilloscope.
architecture, respectively (shown in Table II). The worst-case
energy cost for this process is when tidle= dV and is evaluated
using (8) at 7.1% and 11.8% for each architecture, respectively.
Aging monitoring process (Accessing of the Look-up Table):
We presented in Section IV-B that a 5% dV variability
propagates a Vth shift error <1% and that such Vth variability
is exhibited between PGD with 0.16 years time difference.
Due to this resolution bound, the aging monitoring process
runs periodically with the very low period of 0.16 years (∼2
months) and, hence, its energy cost is negligible. Also, the
larger the PGD is compared to the DTM core, the lower is the
cost presented in Table II. Figure 13 shows the floorplan of an
actual SoC, which has a DTM core that is an ARM cortex M0
processor and is located at the bottom-left corner of the SoC.
Note that most blocks in the SoC are larger than the core.
V. EXPERIMENTAL VALIDATION
To demonstrate the impact of aging on the discharge time,
we conduct experiments with actual chips. The experimental
setup is shown in Figure 13. The test-chips used in our
experiment contain the SoC Tokashi [38] (Figure 13(a)) and
are manufactured with a 65nm CMOS technology. The Vdd
is connected to 1.2V power supply. The SoC has an ARM
cortex M0 processor that is power-gated as a single block
and has an exposed VV dd pin (Figure 13(b)) that can be
directly accessed by an external oscilloscope (Figure 13(c)).
Through the external oscilloscope, we collect virtual voltage
VV dd waveforms during various stand-by operations of the
processor in time. These measurements are post-processed for
emulating the operation of the proposed processing block. The
impact on the discharge time of oscilloscope’s probe (∼10MΩ
resistance) is negligible and the VV dd network discharges
mainly through the chip (∼50KΩ resistance). The same
instrument is used throughout the experiments and a relative
evaluation of measurements compared to those obtained at t=0
is performed, thus any systematic variability induced by the
instrument should not impact the observed trends.
To accelerate aging between measurements collection, we
operate the chips at 70oC, using a temperature chamber that
has ≤ 5% accuracy error, while executing a computational
intensive synthetic benchmark, the Dhrystone [39]. The dis-
charge time is evaluated using oscilloscope measurements as
the time interval from the assertion of the sleep signal to
the moment where VV dd reaches a logic threshold of 25%
of the Vdd. We collect K measurements at various time points
Fig. 14. (a) Average discharge time dV ; and (b) Pstnorm trend of 4 chips
t=0, 200 and 400 hours of operation. For each set of K
measurements at a time point t, we compute the relative
average discharge time compared to the average discharge time
experienced by a chip at t=0. This normalized discharge time,
which emulates the operation of the moving average filter, is
simply referred to as average discharge time, hereafter, and is
computed for each time point t by:
dV (t) =
i=K∑
i=1
dV i(t)/
i=K∑
i=1
dV i(t = 0)
The dV i(t=0) denotes one of the K measurements collected at
the beginning of the experiment, when t=0. The measurements
at each time point are considered to occur simultaneously,
since the aging status of the chips is slightly affected during
the few seconds of their manual collection. We expect that the
average discharge time is sensitive to the aging status of the
chips, if an increase trend over time is observed.
In Figure 14(a), we present the average discharge time of
a set of K = 10 measurements for every time point t=0,
200 and 400 hours of operation for a set of chips. After 200
hours of operation there is a 5%-17.4% increase of the average
discharge time, which increases to 9.3%-26.7% after 400 hours
of operation compared to the average discharge time at t=0.
As expected, a clear increase of the average discharge time for
all the examined chips is observed confirming its sensitivity to
the aging status of the chips. On the other hand, the absolute
dV i measurements are highly sensitive to random noise and
vary in the range [613 1240]ns. Next, we obtain a trend for the
static power Pstnorm over time by considering that the charge
which is stored in the circuit and the leakage current Ileak are
constant during discharging: Pstnorm =
Ileak(t)
Ileak(t=0)
∝ dV (t=0)dV (t) .
Figure 14(b) depicts the computed static power trend for the
examined chips. These results are consistent with the static
power reduction with BTI aging reported by [18]. The aging
of the chips at t=0 differs, since they were manufactured in
2012 and have also been used for other purposes.
In the next experiment, we focus on another chip, relatively
“fresh” than those used for the previous experiments, and
we repeat the experiment for 4000 hours'5.5 months. Figure
15(a) depicts the collected data. We collect dV measurements
every 100 hours, while time t<600 hours (Figure 15(b)), and
every 500 hours when time t>600 hours (Figure 15(c)). We
also collect data at t=4000 hours. The same process as before
is followed on each measurement. The reported dV values are
relative to time t=0. A clear incremental trend of the average
discharge time dV in time up to 2.79× (times ×) compared
to the average dV at time t=0 is shown after 4000 hours of
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Fig. 15. Measurements from a 4000 hours (∼5.5 months) accelerated aging
experiment: (a) dV and dV values, when t∈[0 4000] hours; (b) dV , when
t∈ [0 600] hours; (c) dV , when t∈ [600 4000].
operation. Particularly, the dV increases by 2.75× after almost
a month (Figure 15(b)) and continues increasing, almost
linearly, for '1% every 79 days (Figure 15(c)). The absolute
dV values are in the range [410 1650]ns. The observed trend
of the average virtual-power-network discharge time dV is
in consistency with the expected trend, thus confirming its
sensitivity to the BTI aging status of the design.
Note that the examined core (Figure 13) is power-gated
as a single block. However, the proposed technique can also
be adapted for cores with individually power-gated blocks by
following coarse-grained rules, which depend on the objectives
of the application that utilizes the coarse-grained BTI moni-
toring. For example, an application that targets to maximize
reliability can consider the most aged block, as representative
of the core, while an application that targets to maximize
power consumption can consider the average aging of all
blocks, instead. Nevertheless, the proposed technique remains
unaffected in principle, while only additional software is re-
quired for following such coarse-grained rules. The analytical
tools provided in Section III-C can be used for analyzing this
additional cost, which is architectural and objective dependent.
VI. CONCLUSIONS
We presented a coarse-grained technique for monitoring
online the impact of Bias Temperature Instability (BTI) aging
on the CMOS devices of power-gated designs (PGDs) that
consists of an on-chip virtual-power-network sensor embedded
in the power-gating controller and a processing block for pro-
cessing the collected measurements. The proposed technique
features some advantages over fine-grained techniques: 1) It
does not require the mission profile to be known during design,
making it also applicable to memories; 2) upto 97% higher
average aging estimation resolution is achieved than that of
path-delay based techniques; 3) the virtual-power-network is
already distributed in the PGD, and thus it does not require
additional distributed sensors. By means of SPICE simulation,
we evaluated the performance of the proposed technique on
PGDs with static operating frequency and dynamic voltage and
frequency scaling. The average threshold voltage estimation
error induced by random temperature variations was found to
be negligible. The minimum idle time increase caused by the
energy consumed by the proposed software was evaluated on
two scalar machine models that use x86 and ARM instruction
sets and was found <30% and <45%, respectively. Through
accelerated aging experiments using five actual chips with a
System-on-Chip that contains an ARM Cortex processor, we
validated the discharge time sensitivity to BTI.
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